Connected hardware / interface
PCI Express
An interface defined by PCI-SIG, with multiple generations and lane widths.
Sourced reference · provisionalInside
Use the connections below to see where this entity fits. No physical layout has been established for this entry.
Overview
This is a documented reference concept. Follow the relationships to see its scope and sources.
Connections
Each arrow is a scoped assertion. Select its label for evidence, or its destination to keep exploring.
- standardizationstandardized by PCI-SIGsupported · provisional
Connected from
- PCIe Gen 3.0 x4 configuration of → this entry
Claims, comparisons and evidence
Identity and description
- Celebrating 20 Years of the PCIe Specification — PCI-SIG Webinar
PCI-SIG · pp. 3–4, consortium and interface evolution
An interface defined by PCI-SIG, with multiple generations and lane widths.
Relationship evidence is attached to each arrow above. These assessments do not constitute canonical approval.